Characterizing the LSI Yield Equation from Wafer Test Data by Seth, Sharad C. & Agrawal, Vishwani D.
University of Nebraska - Lincoln
DigitalCommons@University of Nebraska - Lincoln
CSE Journal Articles Computer Science and Engineering, Department of
1984
Characterizing the LSI Yield Equation from Wafer
Test Data
Sharad C. Seth
University of Nebraska - Lincoln, seth@cse.unl.edu
Vishwani D. Agrawal
Bell Laboratories, Murray Hill, NJ
Follow this and additional works at: http://digitalcommons.unl.edu/csearticles
Part of the Computer Sciences Commons
This Article is brought to you for free and open access by the Computer Science and Engineering, Department of at DigitalCommons@University of
Nebraska - Lincoln. It has been accepted for inclusion in CSE Journal Articles by an authorized administrator of DigitalCommons@University of
Nebraska - Lincoln.
Seth, Sharad C. and Agrawal, Vishwani D., "Characterizing the LSI Yield Equation from Wafer Test Data" (1984). CSE Journal Articles.
37.
http://digitalcommons.unl.edu/csearticles/37
IEEE TRANSACTIONS O N  COMPUTER-AIDED IIESICN, VOL. CAD-3, NO. 2, APRIL 1984 
Characterizing the LSI Yield Equation 
from Wafer Test Data 
SHARAD C. SETH, SENIOR MEMBER, IEEE, A N D  VISHWANl D. AGRAWAL, SENIOR MEMBER, I E E E  
Abstract-The results of production test on LSI wafers are analyzed p l  (x) = Prob(number of defects = x) 
to determine the parameters of the yield equation. Recognizing that 
a physical defect on a chip can produce several logical faults, the num- 
ber of faults per defect is assumed to be a random variable with Poisson =(X +: - (ah)x (1 + Ab)-"-O (1) 
distribution. The analysis provides a relationship between the yield of 
the tested fraction of -the chip area and the cumulative fault coverage 
of test patterns. The parameters of the yield equation are estimated where A is the chip area, and a 2 0, and b > 0 are two param- 
by fitting this relation to the measured yield versus fault coverage data. eters- we assume that each physical defect can pro- 
duce several faults, such as stuck-at-l's, stuck-at-O's, etc. Sup- 
pose a given chip has x defects and the ith defect causes ki 
I. INTRODUCTION faults. Then the total number of faults on the chip is 
T HE established approach to yield estimation of LSI chips is based upon an assumed defect-density distribution n = 5 ki. 
over a wafer. The yield equation, i.e., the yield versus chip i = 1 
area relationship, is expressed in terms of the parameters of 
this distribution which are estimated either from monitor 
wafers [ l ]  or from a few carefully placed test chips on each 
wafer [2] - [4] . The monitors or test chips are designed to 
detect commonly known types of physical defects, such as 
opens and shorts in the layers of diffusion, polysilicon, and 
metal or the parametric irregularities. Once the distribution 
of defect-density is determined, the chip yield can be calcu- 
lated. The parameters of yield equation not only vary from 
wafer-to-wafer or lot-to-lot but also undergo variations within 
a wafer. A continuous monitoring is, therefore, desirable. 
In addition to parametric testing the wafer test also in- 
cludes the functional testing of all the chips on the wafer. It 
was shown in [5] that the chip failure data thus obtained 
can be analyzed to estimate the reject ratio, that is, the frac- 
tion of bad chips passed as good by the tests. In this paper, we 
show that further use can be made of the same data in charac- 
terizing the yield equation. A compound model is introduced 
in which each physical defect is assumed to produce a random 
number of logical faults. The parameters of the model are de- 
rived from the functional test process. These test data reflect 
the effect of fault distribution over all the chips on a wafer in- 
stead of a few defect monitors. 
11. ANALYSIS 
Let x be the random variable denoting the number of physi- 
cal defects on a chip. Following Stapper 161 we will assume 
that x has a negative binomial distribution given by [7, p. 181 : 
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We assume that the random variables ki are independent and 
that their values occur with probabilities given by a Poisson 
distribution having mean c. Then the total number of faults 
in the presence of x defects will have a distribution which is 
the x-fold convolution of identical Poisson distributions. This 
is known to be a Poisson distribution also [8, p. 2681 with 
mean cx. Thus 
p2(n Ix) = Prob(number of faults) = n lx  defects) 
With the help of (1) and (2) we can express ageneralized dis- 
tribution [7, p. 211 for the number of faults on a chip: 
p3(n) = Prob(number of faults = n) 
Next, we will derive the probability generating function 
(p.8.f.) for p3(n) which is defined as 
where s is the transformation variable (see [8, p. 2641 . Substi- 
tuting from (3), we get, 
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The inner summation in the last expression represents the 
p.g.f. of the Poisson distribution [7, p. 141 which is eCX(S-l). 
Therefore. 
= 5 p 1 ( x ) t X  where r = e C ( S - l )  
X =o 
where Gl  represents the p.g.f. of the negative-binomial distri- 
bution p ,  . This has the closed-form expression ([7, p. 171 ) 
G, (t) = (1 + Ab - Abt)-' 
which, upon substitution of the expression for t ,  yields the de- 
sired p.g.f. as 
I f f  is the fault coverage expressed as a fraction of total faults, 
then 1 - f will be the probability of a randomly selected fault 
remaining undetected by the tests. When the chip has n faults, 
the probability of none of them being detected by the tests 
can be approximated as (1 - f ) n .  This approximation is accu- 
rate under quite general conditions as shown in [9] .  Now since 
n is a random variable with probability density p,(n), the ap- 
parent yield of chips that pass the tests will be 
where the left-hand side simply indicates that the apparent 
yield is composed of the true yield y and the yield Ybg(f) 
of bad chips tested as good. From the definition of prob- 
ability generating function given by (4) the above expression 
is equivalent to  G3(l  - f ) .  Thus using (5), we get 
Obviously, for a complete fault coverage (f = I) ,  Ybg is zero. 
Thus the yield is given by 
Reject ratio, which is defined as the fraction of bad chips 
among those that are tested good can be computed from (6) 
and (7) as follows: 
Let P ( f )  represent the fraction of chips rejected by test pat- 
terns with cummulative fault-coverage f ,  then, 
111. ESTIMATION or: PARAMETERS 
The wafer test data for an LSI chip was analyzed. This chip 
contained approximately 2700 transistors. The chip-failure 
data was combined with the results from fault simulation to 
obtain a plot of the fraction P( f )  of failing chips versus the 
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Fig. 2. Reject rat io  versus fault coverage as computed f rom (8) using 
the estimated parametersa = 0.748, A h  = 1.77, and c = 2.777. 
fault coverage f (see [5] for further details of this procedure.) 
The resultant data are shown as the points in Fig. 1. A weighted 
least squares procedure was used to estimate the parameters a, 
Ab,  and c in (9) that best fit these data [ l o ] .  The results were 
as follows: 
a = 0.74S, Ab = 1.770, and c = 2.777. 
From (7) the yield for these values of the parameters is 48 per- 
cent which agrees closely with the expected yield for this chip. 
The reject ratio for the tests, which have a 90-percent fault 
coverage, is about one percent as computed from (8) (see 
Fig. 2). Also for a 0.1-percent reject ratio (r = 0.001), about 
99-percent fault coverage will be required. 
IV. YIELD A N D  FAULT COVERAGE 
Stapper's yield equation is written as [6] 
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Fig. 3. Yield Equation: Yield versus area (solid curve) computed from 
the estimated parameters, a = 0.748, AOb = 1.77, c = 2.777. The nor- 
malizing area A. is the area of the chip of Fig. 1. The dashed curves 
are the computed fault coverages required for reject ratios of lo-,  
1-, and 0.1-percent. 
where D is the average defect density and u/p is the coefficient 
of variation of the defect density. A is the chip area. Com- 
paring (10) and (7), we get 
and 
For the chip considered in the previous section, o/p = 1.16 and 
AD = 1.93. These values are of the same order as those given 
in [ 6 ] .  Fig. 3 shows a yield versus area curve (solid line) as 
computed from these values. The normalizing area A. in this 
graph is the area of the chip whose test results were analyzed 
in the previous section. 
For a given reject ratio r ,  (8) can be solved to give the re- 
quired fault coverage, 
The fault coverages as computed from this formula are shown 
in Fig. 3 by dashed curves. It is interesting to note that as the 
area increases, for a given reject ratio, the required fault cover- 
age converges to a fixed value. For example, a 1-percent reject 
ratio (r = 0.01) would require about 93-percent fault coverage. 
These results are, of course, valid for the chips that are fabri- 
cated in the same technology and design-style as the one from 
which the parameters were estimated. For finer features, one 
would expect the average number c of logical faults per physi- 
cal defect to be larger and in that case equation (12) will give 
a lower fault coverage requirement for the same given reject 
ratio. 
Normally, the yield equation is characterized by fitting (10) 
to the experimental data on yield versus area obtained from 
several chips of varying areas. In our analysis the characteriza- 
tion of the yield equation is accomplished from the data on 
just one type of chips. This is not surprising because the mea- 
sured rejected fraction (or I -yield), P( f )  given by (9), contains 
the effect of yield variation as the tested area of chip increases. 
To illustrate this we use (1 I) and rewrite (9) as 
where Af is the tested area given by 
Thus the P( f )  versus f relation can also be thought of as 1 - 
yield versus tested area. Notice that Af is a nonlinear function 
o f f  since in our model, a defect can cause several faults. The 
special case of a single fault per defect can be analyzed by 
assuming c << 1 so that the probability of more than one 
fault is very small. In this case A f =  Af as has been discussed 
in [ I  I ] .  
Traditionally chip failure data has been used just to  identify 
good chips from the bad ones. We have shown that such data, 
in combination with results from a fault simulator, can be used 
also to characterize important aspects of processing and test- 
ing. The yield equation derived in this paper is based on the 
distinction between physical defects and logical faults. The 
parameters of this equation are derived from the wafer-level 
test data. 
Briefly, the advantages of the proposed approach are as 
follows: 
(1) Since the yield equation is characterized at the functional 
test level, it is capable of taking the technology-dependent 
factors into account. 
(2) No additional effort is required for data collection since 
the wafer-level tests for both yield characterization and pro- 
duction testing are the same. 
(3) The results of analysis may be used differently for a new 
and mature process. For a new process the parameters of the 
yield equation may be monitored closely for an unexpected 
deviation from the norm and used to raise an alert in case of 
such a deviation. For a mature process, the yield equation 
could be used to estimate the yield and the required fault 
coverage of a future chip with a different area. 
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